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I. INTRODUCTION
R ECENTLY, there have been several voltage-source converter (VSC) topologies that have been proposed, aiming to improve dc fault survival of point-to-point and multiterminal HVDC transmission systems [1] - [8] . Half-bridge-modular multilevel converter (HB-MMC) has been widely adopted in recent years, because its distributed cell capacitors do not contribute discharge current to the dc fault when converter switches are blocked [7] , [9] - [18] . As a result, the magnitude of transient dc fault current is greatly reduced compared to that of conventional VSC topologies with concentrated input dc-link capacitors, such as two-level and neutral-point clamped converters [3] , [4] , [6] , [9] , [19] - [21] . However, HB-MMC is unable to stop the ac grid contribution to the dc fault current through its freewheeling diodes. This makes its dc fault survival increasingly rely upon the availability of fast-acting dc circuit breakers (CBs) as suggested in [9] and [22] - [25] . Otherwise, HB-MMC freewheeling diodes may fail from excessive current stresses. FB-MMC offers an invaluable feature of dc fault current limiting, and shares many other attributes with HB-MMC; but it has been widely dismissed on the ground of high semiconductor losses [22] , [26] - [31] .
Mixed cells MMCs (50% of the cells are half-bridge and the remaining 50% are full-bridge) is suggested as an alternative to FB-MMC in an attempt to achieve a dc fault current-limiting feature at reduced semiconductor losses [5] , [32] . This approach appears to be attractive because it combines the attributes of HB-MMC and FB-MMC, such as modularity and internal fault management. The alternative arm-modular multilevel converter (AA-MMC) discussed in [3] , [7] , [8] , [33] , and [34] offers a dc fault current-limiting feature with a similar level of semiconductor losses as mixed cells MMC, but with a smaller footprint [5] , [35] . However, smooth current commutation between the upper and lower arms of the AA-MMC seems to be challenging, especially when AA-MMC exchanges large reactive power with the ac grid. In addition, AA-MMC is expected to have large transient dc fault current from the discharge of its concentrated input dc-link capacitor as dc-link voltage collapses during dc short-circuit faults. References [4] and [5] have shown that the three-level and five-level cell MMCs presented in [23] and [36] - [38] offer a dc fault-limiting feature, with a similar level of semiconductor losses and converter footprint as the mixed cells MMC. But they acquire a dc fault-current limiting feature at greater complexity of the control and power circuit compared to mixed cells MMC. This paper explores the manipulation of insertion function dc bias to enable reduced dc voltage operation of the HVDC links that employ FB-MMC during permanent pole-to-ground dc faults, and to facilitate controlled discharge and recharge of the dc link during system shutdown and restart following the clearance of temporary dc faults. In addition, this paper uses a generic electromagnetic model of the FB-MMC to demonstrate the benefits of manipulation insertion function dc bias at the system level, considering the case of a full-scale HVDC link, where each converter terminal is an FB-MMC with 101 cells per arm. It has been shown that the adjustment of the insertion function dc bias improves the transient response of the HVDC link being studied, including its dc fault ride-through capability. Fig. 1 shows a generic three-phase FB-MMC with " "cells per arm and an input dc-link voltage of when it is connected to the ac grid through an interfacing transformer. Assume the voltage drops in the upper and lower arm reactors are negligible compared to , the output phase voltage at output pole " " relative to the supply midpoint " " can be expressed as , where represents the capacitor voltage of cell th and is the insertion or modulation function. The insertion function for the FB-MMC upper arm is , where " "is the modulation index; " "stands for the insertion function dc bias; and " " is the phase shift between phase "a" fundamental voltage at the converter terminal " " and voltage " " at the point of common coupling (PCC). Recently, it has been recognized that the cell capacitor voltages of the full-bridge MMC can be regulated independent of the dc-link voltage, should the bipolar capability of each individual FB cell be fully exploited [22] . This allows an insertion function " " of the FB-MMC and its dc component to vary over an extended range of and , respectively. When the sum of the cell capacitor voltages in each MMC arm is regulated at "
II. FULL-BRIDGE MMC (FB-MMC)

A. Theoretical Basis of FB-MMC Modulation
," the voltage developed across the upper and lower arms of phase " " are and , where . Observe that when " " is regulated close or equal to the dc-link voltage ( ) as will be during normal operation for practical reasons, as in the HB-MMC case (all cells are inserted with positive polarity); when is during the pole-to-pole dc short-circuit fault (50% of cells are inserted with positive polarity and the remaining 50% with negative polarity); and 1 when polarity of the input dc-link voltage is reversed (all cells are to be inserted with negative polarity). When the cell capacitor voltage regulation is decoupled from the converter input dc-link voltage as being pursued in this paper, the maximum peak fundamental voltage that can be synthesized during normal operation is with or (positive corresponds to the number of cell capacitors to be inserted with positive polarity, and the opposite is true). Notice that when the dc-link voltage collapses to zero during the pole-to-pole dc fault, insertion function is limited to ; and, in this case, the maximum peak fundamental voltage that can be synthesized is , which is almost the same as in normal operation should " " be set to be equal to the nominal input dc operating voltage "
." This shows that when cell capacitor voltage regulation of the FB-MMC is decoupled from the input dc-link voltage level, the cell capacitors of each arm act as a virtual dc link, including during the collapse of the actual dc-link voltage. This permits the ac voltage at Fig. 2 summarizes control systems of the FB-MMC being used in this paper. Observe that the loops that regulate ac power/or dc link voltage, reactive power/or ac voltage, and ac currents in the synchronous reference frame set the insertion function ac component, and provide overcurrent protection during ac network faults. While the loops that regulate cell capacitor voltages independent of converter dc link and common-mode currents that flow in the converter arms set the insertion function dc bias, they provide overcurrent protection during dc-side faults. The most inner loop uses amplitude (staircase) modulation to generate the gating signals for switches of the FB-MMC, with Marquardt capacitor voltage balancing that rotates the cell capacitors based on their voltage magnitudes and polarity of the arm currents. The loops that regulate cell capacitor voltages are designed as follows:
B. Converter Control
1) Common-Mode Current: Differential equations that describe the dynamics of the FB-MMC upper and lower arm currents for phase "a" are (1) (2) where and are phase "a" upper and lower arm currents;
and are the voltages developed across converter upper and lower arms cell capacitors of phase "a"; and where the common-mode current is and . To facilitate control design, let and be obtained from the proportional-integral (PI) controller as (4) After replacing the integral part of (4) by , and further algebraic and Laplace manipulations, the following transfer function is obtained:
. This transfer function allows the initial controller gains to be selected as and for given time-domain specifications, such as settling time or using the frequency domain. From the aforementioned definition of the , is obtained considering the feedforward term of as .
2) Cell Capacitor Voltage:
The differential equations that describe the cell capacitor dynamics of the upper and lower arms of phase "a" as an example are and . With proper control, the cell capacitor voltages of the upper arm vary together with relatively small errors, and the same is applicable to the lower arm. Thus, the above equations can be written as (5) (6) Recall that and , . With insertion functions of the upper and lower arms of phase "a" ( and ) defined as and , ; thus, (7) is obtained by adding (5) and (6) (7) where and ; and . Observe that the right-hand sides of (5) and (6) do not contain a dc component, and the right-hand side of (7) that describes the (7) is abandoned in favor of the empirical equation in (8) (8) where is the equivalent capacitance per arm, and C is the capacitance per cell. Observe that the right-hand side of (8) is a common-mode current of the upper and lower arm of phase "a" that contains the dc component, which provides the ability to change the energy (or voltage) level of the cell capacitors independent of the converter input dc-link voltage. The reference common-mode current is obtained from the PI controller that regulates the cell capacitor voltages as (9) The initial gains for the PI controller are obtained from and, with damping and natural frequency and are decided based on time domain specification as previously stated.
Based on above discussions, the control structure for the cell capacitor and common mode current regulation depicted in Fig.  2 is constructed. The readers are advised to refer to reference [39] for details of the control design for the remaining controllers depicted in Fig. 2 . Fig. 3 shows a full-scale symmetrical monopole HVDC link that uses FB-MMC, with each converter terminal and being rated at 1000 MVA, 320-kV dc-link voltage, and connected to the 400-kV ac network through 1000 MVA, 300-kV/400-kV interfacing transformers. Converter terminals and are modelled using the FB-MMC electromagnetic transient model described in [39] , but, in this paper, the number of FB submodules in each arm is set to 101. The generic control system displayed in Fig. 2 is used to control , and with no dedicated controller for harmonic suppression in converter arms is incorporated in attempt to reduce the overall system complexity. and are configured to regulate active power and dc voltage level at 640k V (pole-to-pole) respectively, with reactive powers at both stations are set to zero. The parameters of the HVDC link in Fig. 3 are listed in Table I . The dc fault survival of the HVDC link in Fig. 3 is examined when the cell capacitor voltage balancing of the FB-MMCs used in and is decoupled from the dc link during pole-to-ground and pole-to-pole dc faults (with and without converter blocking).
III. PERFORMANCE EVALUATION
A. Pole-to-Ground DC Fault
This section exploits some of the silent features of the FB-MMC discussed in Section II to enable continued operation of a symmetrical monopole HVDC when it is exposed to a permanent pole-to-ground dc fault. For illustration, the HVDC link in Fig. 3 is initially set to export 700 MW from the PCC ( ) to . At time 0.4 s, a permanent dc fault is applied at the middle of the dc cable (positive pole) that connects to , and afterward, is immediately commanded to reduce the transmitted power from and to zero, and then restored gradually to 400 MW after the transients associated with the dc faults have died out. Because the surge arresters being used in such HVDC links are not rated for continuous operation (1.5 to 2 times the rated voltage for 10 ms 20 ms in the worse cases), is commanded after 45 ms (for illustration only) from the fault initiation to reduce the dc-link voltage gradually to 320 kV, with and remaining unblocked. Selected waveforms obtained from this case are displayed in Fig. 4 . Fig. 4(a)-(d) shows active and reactive powers and exchanginge with and , and their corresponding ac-side currents measured at and . Fig. 4 (e) and (f) shows arm currents of the and . Fig. 4(g ) and (h) shows samples of the dc-link voltage (pole to pole) and current measured at the terminals of . Observe that a successful reduction of the dc-link voltage is achieved, with the current stresses in and upper and lower arms and their ac sides remaining fully controllable. This illustrative example has demonstrated the possibility of continuous operation of the FB-MMC HVDC link when one of the its positive or negative poles is subjected to a permanent pole-to-ground dc fault. Fig. 4(i) and (j) shows that the cell capacitor voltages of and are decoupled from the dc-link voltage and well regulated around (640 kV/101 6.37 kV) as in the prefault condition. The significance of this work is that it addresses the main weakness in all symmetrical monopole HVDC links currently in operation [the inability to operate during a pole-to-ground dc fault as the surge arresters and dc cable insulation of the healthy pole will breakdown from excessive voltage stresses, see Fig. 4(k) ]. 
B. Pole-to-Pole DC Fault 1) When and are blocked during the fault:
This section exploits the dc fault reverse blocking and controlled recharge capabilities of the FB-MMC to improve the dc fault survival of the symmetrical monopole HVDC link, while keeping the current and voltage stresses on converter stations switching devices and passive components within tolerable limits. For illustration, the HVDC link in Fig. 3 is subjected to a temporary pole-to-pole dc fault at the middle of the dc line that connects to at 0.4 s, with 100-ms fault duration. In the prefault condition, the HVDC link in Fig. 3 is set to export 700 MW from to , and the transmitted power is reduced to zero, and converter switches are blocked immediately when the fault is detected. After the fault clearance at 0.5 s, and switches are unlocked, and is commanded to perform a controlled recharge of the dc link to 640 kV before power transmission is resumed. At 1.3 s, is commanded to restore the power exchange between the two ac networks gradually to the prefault value. Fig. 5 (a)-(f) shows active and reactive powers and exchanged with their corresponding ac networks, ac current waveforms measured at and , and arm currents of the and , respectively. These waveforms have shown that the link being studied is able to recover from the pole-to-pole dc fault, with currents at and , and switching devices of and tightly regulated within the levels that can be tolerated by the commercially available insulated-gate bipolar transistors (IGBTs). Fig. 5(g ) and (h) shows samples of the dc-link voltage and current measured at the terminals of . Observe that the HVDC link being studied briefly lost control due to the transients experienced when converter switches are unblocked promptly and the delay time introduced by the response time of individual controllers, and shortly afterward, the link is able to perform a controlled recharge of the link, with the current associated with the recharging of the dc-line stray capacitors being tightly controlled, including that in the converter arms. Fig. 5 (i) and (j) shows that the voltage balance of the cell capacitors of and are well maintained, including during controlled recharge of the dc link.
2) When and are Not Blocked During the DC Fault: This subsection investigates the possibility of riding a temporary pole-to-pole dc fault studied in subsection when and are not blocked, and their cell capacitor voltages are exploited in a manner to be seen by their respective ac sides as virtual dc links. Exploiting this feature allows the ac currents and to be exchanged with and to be controllable despite the collapse of their physical dc-link voltage. Fig. 6 displays the selected waveforms obtained when the simulated case in is repeated, with and remaining unblocked. Fig. 6(a) and (b) shows with the control system in Fig. 2 that the HVDC link being studied is able to ride-through the solid pole-to-pole dc fault, with ac currents associated with the discharge and recharge of the dc-line stray capacitors being tightly controlled. But the plots for the upper and lower arm currents of and in Fig. 6 (c) and (d) have shown that the current stresses in the converter arms, which will be seen by the semiconductor switches, are dominated by the transient discharge currents of the dc-line stray capacitors. Fig. 6 (e) and (f) shows that when and are not blocked, their cell capacitor voltages exhibit large disturbances as a result of large unipolar dc fault currents that flow through the submodule capacitors. Although the simulated case has shown that the semiconductor switches are less likely to survive such excessive current stresses when converters are not blocked, riding the dc fault without converter blocking may be possible in relatively short overhead HVDC links, where the line distributed capacitances are negligible. Fig. 6(g ) and (h) shows samples of the dc-link current and dc-link voltage measured at terminals.
IV. CONCLUSIONS
This paper presented comprehensive discussions of the underlying theory, which is later exploited to control FB-MMC when used in a symmetrical monopole HVDC link in an attempt to improve its dc fault survival. It has been shown that when the regulation of the cell capacitor voltages is decoupled from the converter dc-link voltage, converter stations of the HVDC remain controllable even though when its physical dc-link voltage collapses to zero. Moreover, it has been shown that the number of submodules to be inserted in the power path with positive and negative polarities is directly linked to the dc bias magnitude of the insertion function of each phase, and this feature is exploited to enable operation of the FB-MMC HVDC link with variable dc voltage. The theoretical discussions presented in Section II have been substantiated using simulation of the full-scale HVDC link that uses FB-MMC with 101 submodules per arm, considering the cases of pole-to-ground and pole-to-pole dc faults. The presented results have shown that the FB-MMC offers a number of invaluable features that are well suited for point-to-point and multiterminal HVDC transmission systems.
